



Radiation-Hard Miniature Optical Engine with High Bandwidth

K.K. Gan, B. Tar
The Ohio State University

P. Buchholz, W. Stroh, J. Winter, S. Heidbrink, M. Ziolkowski
Universität Siegen

December 18, 2019



Outline


- Introduction
- Results @ 1.28 Gb/s
- Results @ 5.12 Gb/s
- Summary



Pixel Detector Data Transmission

- Run I: 3-layer ATLAS pixel detector:
 - ◆ speed: 80 Mb/s
 - ◆ data transmitted via ~1 m of skinny twisted pairs to opto-modules
- Run 2/3: 4-layer ATLAS pixel detector:
 - ◆ speed: 80 or 160 Mb/s
 - ◆ data transmitted via ~5 m of skinny twisted pairs to opto-modules
- Run 4 (HL-LHC): 5-layer ATLAS pixel detector:
 - ◆ speed: 1.28 Gb/s
 - ◆ data transmitted via ~5 m coaxial pairs (TwinAx) to opto-modules

Coaxial Cables vs. Fiber Ribbon





- ~2 m of TwinAx inside sensitive region of detector
- ◆ produced more interactions in pixel and outer detectors
- ◆ require more data bandwidth for transmission
- fiber ribbon has significantly less material



Layout


No need to build hundreds of opto-boxes (crates) to house opto-boards

mini opto-board



strip

pixel





cable routing



Layout

No need to build hundreds of opto-boxes (crates) to house opto-boards


mini opto-board






Mini Opto-Board

- prototyping mini opto-board with 12-channel VCSEL driver
 - ◆ model after Run 1-3 opto-boards
 - ◆ use same simple optical package
 - ◆ detachable fiber ribbon
 - ◆ 1 x 1 cm




Opto-pack

Signal Equalization



- HF-CTLE: High frequency continuous time linear equalizer
- MF-CTLE: Middle frequency continuous time linear equalizer


Clock Data Recovery



- CDR circuit designed for 1.28 and 5.12 Gb/s
- phase detector implemented with delay elements to compensate propagation delays of D-Flip Flops
- external loop filter capacitor (not shown, in parallel to the existing one) for decreasing clock jitter



Eye Diagram @ 1.28 Gb/s




Post layout simulation

Bitpattern length 5,120 bits/ PRBS-15



Eye Diagram @ 5.12 Gb/s



Post layout simulation

Bitpattern length 10,240 bits/ PRBS-15



Summary

- mini opto-module being prototyped
 - ◆ 12 channels
 - ◆ transmit data at 1.28 and 5.12 Gb//s
 - ⇒ offer the possibility to greatly reduce detector material in sensitive region of detector

Received ASIC late last week.
Result too preliminary to show.