
- 150-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage to 85 mV (Typ) at 150 mA (TPS76550)
- Ultra-Low 35-µA Typical Quiescent Current
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power Good
- 8-Pin SOIC Package
- Thermal Shutdown Protection

description

This device is designed to have an ultra-low quiescent current and be stable with a $4.7-\mu$ F capacitor. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 85 mV at an output current of 150 mA for the TPS76550) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 35 μ A over the full range of output current, 0 mA to 150 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to less than 1 μ A (typ).






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated




description (continued)

Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS765xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.25 V to 5.5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS765xx family is available in 8 pin SOIC package.

AVAILABLE OPTIONS						
т.	OUTPUT VOLTAGE (V)	PACKAGED DEVICES				
ТJ	ТҮР	SOIC (D)				
	5.0	TPS76550D				
	3.3	TPS76533D				
	3.0	TPS76530D				
	2.8	TPS76528D				
-40°C to 125°C	2.7	TPS76527D				
10 0 10 120 0	2.5	TPS76525D				
	1.8	TPS76518D				
	1.5	TPS76515D				
	Adjustable 1.25 V to 5.5 V	TPS76501D				

The TPS76501 is programmable using an external resistor divider (see application information). The D package is available taped and reeled. Add an R suffix to the device type (e.g., TPS76501DR).




[†] See application information section for capacitor selection details.

Figure 1. Typical Application Configuration for Fixed Output Options




functional block diagram—adjustable version



External to the device

functional block diagram—fixed-voltage version





Terminal Functions – SOIC Package

TERMIN	IAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	4	I	Enable input
FB/NC	1	I	Feedback input voltage for adjustable device (no connect for fixed options)
GND	3		Regulator ground
IN	5	I	Input voltage
IN	6	I	Input voltage
OUT	7	0	Regulated output voltage
OUT	8	0	Regulated output voltage
PG	2	0	PG output

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range [‡] , V _I	
Maximum PG voltage	
Peak output current	
Continuous total power dissipation	See dissipation rating tables
Output voltage, V _O (OUT, FB)	
Operating virtual junction temperature range, TJ	
Storage temperature range, T _{stg}	–65°C to 150°C
ESD rating, HBM	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltage values are with respect to network terminal ground.

DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	0	568 mW	5.68 mW/°C	312 mW	227 mW
5	250	904 mW	9.04 mW/°C	497 mW	361 mW

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V _I ☆	2.7	10	V
Output voltage range, VO	1.2	5.5	V
Output current, IO (Note 1)	0	150	mA
Operating virtual junction temperature, T _J (Note 1)	-40	125	°C

* To calculate the minimum input voltage for your maximum output current, use the following equation: VI(min) = VO(max) + VDO(max load). NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



electrical	characteristics	<u>over</u>	recommended	operating	free-air	temperature	range,
$V_i = V_{O(typ)}$) + 1 V, Ι_Ο = 10 μ Α ,	$\overline{EN} = 0$	0 V, C _O = 4.7 μF (ι	unless other	wise note	d)	

	PARAMETE	R	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
		TPS76501	5.5 V \geq V_O \geq 1.25 V,	$T_J = 25^{\circ}C$		VO		
		11-370301	5.5 V \geq V_O \geq 1.25 V,	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.97V _O		1.03VO	
		TPS76515	TJ = 25°C,	2.7 V < V _{IN} < 10 V		1.5		
		11-370313	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	2.7 V < V _{IN} < 10 V	1.455		1.545	
		TPS76518	T _J = 25°C,	2.8 V < V _{IN} < 10 V		1.8		
		11-370310	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	2.8 V < V _{IN} < 10 V	1.746		1.854	
		TPS76525	TJ = 25°C,	3.5 V < V _{IN} < 10 V		2.5		
		11 370323	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	3.5 V < V _{IN} < 10 V	2.425		2.575	
Output vo	ltage 150 mA load)	TPS76527	TJ = 25°C,	3.7 V < V _{IN} < 10 V		2.7		v
(see Note		11 07 0327	$T_J = -40^{\circ}C$ to $125^{\circ}C$,		2.619		2.781	v
		TPS76528	$T_J = 25^{\circ}C$,	3.8 V < V _{IN} < 10 V		2.8		
		11 370320	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	3.8 V < V _{IN} < 10 V	2.716		2.884	
		TPS76530	TJ = 25°C,	4.0 V < V _{IN} < 10 V		3.0		
		11 07 0000	$T_J = -40^{\circ}C$ to $125^{\circ}C$,		2.910		3.090	
		TPS76533	TJ = 25°C,	4.3 V < V _{IN} < 10 V		3.3		
		11 07 0000	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	4.3 V < V _{IN} < 10 V	3.201		3.399	
		TPS76550	TJ = 25°C,	6.0 V < V _{IN} < 10 V		5.0		
		11 07 0000	$T_J = -40^{\circ}C$ to $125^{\circ}C$,	6.0 V < V _{IN} < 10 V	4.850		5.150	
Quiescent current (GND current)		10 μA < I _O < 150 mA,	$T_J = 25^{\circ}C$		35		μA	
EN = 0V, ((see Note 2)		I _O = 150 mA,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			50	μη
	Itage line regulation (Δ s 2 and 3)	VO/VO)	$V_{O} + 1 V < V_{I} \le 10 V,$	$T_J = 25^{\circ}C$		0.01		%/V
Load regulation		$I_{O} = 10 \ \mu A$ to 150 mA			0.3%			
Output no	ise voltage		BW = 300 Hz to 50 kH C_{O} = 4.7 μ F,	lz, TJ = 25°C		200		μVrm
Output cu	rrent Limit		V _O = 0 V			0.8	1.2	Α
Thermal s	hutdown junction temp	perature				150		°C
0. "			EN = VI,	TJ = 25°C, 2.7 V < VJ < 10 V		1		μΑ
Standby c	urrent		EN = V _{I,}	T _J = -40°C to 125°C 2.7 V < V _I < 10 V			10	μA
FB input c	current	TPS76501	FB = 1.5 V			2		nA
High level	enable input voltage	•			2.0			V
-	enable input voltage						0.8	V
Power sup	oply ripple rejection (se	ee Note 2)	f = 1 kHz, I _O = 10 μA,	C _O = 4.7 μF, T _J = 25°C		63		dB
	Minimum input vol	tage for valid PG	I _{O(PG)} = 300μA			1.1		V
· · · ·	Trip threshold volta	age	V _O decreasing		92		98	%Vc
PG	Hysteresis voltage	0	Measured at VO			0.5		%Vc
-	Output low voltage		$V_{I} = 2.7 V,$	IO(PG) = 1mA	<u> </u>	0.15	0.4	V
	Leakage current		$V_{(PG)} = 5 V$	·U(FU) = 111/1		0.10	1	μA
	Leakage current		$\overline{\text{EN}} = 0 \text{ V}$		1	0		μΑ
Input current (EN)				-1	U	1	μA	

NOTE: 2. Minimum IN operating voltage is 2.7 V or VO(typ) + 1 V, whichever is greater. Maximum IN voltage 10 V.



electrical characteristics over recommended operating free-air temperature range, $V_i = V_{O(tvp)} + 1 V$, $I_O = 10 \mu A$, $\overline{EN} = 0 V$, $C_O = 4.7 \mu F$ (unless otherwise noted) (continued)

PARAMET	ER	IES	TCONDITIONS	MIN	TYP	MAX	UNIT
	TPS76528	I _O = 150 mA,	$T_J = 25^{\circ}C$		190		
	1F370320	I _O = 150 mA,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			330	
Dropout voltage (See Note 4)	TPS76530	I _O = 150 mA,	TJ = 25°C		160		
	1F370330	I _O = 150 mA,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			280	mV
	TPS76533	I _O = 150 mA,	$T_J = 25^{\circ}C$		140		mv
	1F370333	I _O = 150 mA,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			240	
	TPS76550	I _O = 150 mA,	$T_J = 25^{\circ}C$		85		
	19370550	$I_{O} = 150 \text{ mA},$	T _J = -40°C to 125°C			150	

NOTES: 3. If $V_0 \le 1.8$ V then $V_{imin} = 2.7$ V, $V_{imax} = 10$ V:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{imax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5$ V then $V_{imin} = V_O + 1$ V, $V_{imax} = 10$ V:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$


4. IN voltage equals VO(Typ) - 100 mV; TPS76501 output voltage set to 3.3 V nominal with external resistor divider. TPS76515, TPS76518, TPS76525, and TPS76527 dropout voltage limited by input voltage range limitations (i.e., TPS76530 input voltage needs to drop to 2.9 V for purpose of this test).

Table of Graphs


		FIGURE
Output veltage	vs Load current	2, 3
Output voltage	vs Free-air temperature	4, 5
Ground current	vs Load current	6, 7
	vs Free-air temperature	8, 9
Power supply ripple rejection	vs Frequency	10
Output spectral noise density	vs Frequency	11
Output impedance	vs Frequency	12
Dropout voltage	vs Free-air temperature	13, 14
Line transient response		15, 17
Load transient response		16, 18
Output voltage	vs Time	19
Dropout voltage	vs Input voltage	20
Equivalent series resistance (ESR)	vs Output current	21 – 24
Equivalent series resistance (ESR)	vs Added ceramic capacitance	25, 26



SLVS236 - AUGUST 1999











SLVS236 - AUGUST 1999




TYPICAL CHARACTERISTICS

Figure 12













TYPICAL CHARACTERISTICS



[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.





TYPICAL CHARACTERISTICS

Figure 27. Test Circuit for Typical Regions of Stability (Figures 20 through 23) (Fixed Output Options)

† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



APPLICATION INFORMATION

The TPS765xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76501 (adjustable from 1.25 V to 5.5 V).

device operation

The TPS765xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS765xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS765xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS765xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 1 μ A (typ). If the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 160 μ s.

minimum load requirements

The TPS765xx family is stable even at zero load; no minimum load is required for operation.

FB - pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 29. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

external capacitor requirements


An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μ F or larger) improves load transient response and noise rejection if the TPS765xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS765xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 4.7 μ F and the ESR (equivalent series resistance) must be between 300-m Ω and 20- Ω . Capacitor values 4.7 μ F or larger are acceptable, provided the ESR is less than 20 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



APPLICATION INFORMATION

external capacitor requirements (continued)





programming the TPS76501 adjustable LDO regulator

The output voltage of the TPS76501 adjustable regulator is programmed using an external resistor divider as shown in Figure 29. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R_1}{R_2}\right)$$
(1)

Where

 $V_{ref} = 1.224 V typ$ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7-uA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k Ω to set the divider current at 7 μ A and then calculate R1 using:





PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	174	169	kΩ
3.3 V	287	169	kΩ
3.6 V	324	169	kΩ
4.0 V	383	169	kΩ
5.0 V	523	169	kΩ





APPLICATION INFORMATION

power-good indicator

The TPS765xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

regulator protection

The TPS765xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS765xx also features internal current limiting and thermal protection. During normal operation, the TPS765xx limits output current to approximately 0.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where

T_Jmax is the maximum allowable junction temperature

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package, i.e., 176°C/W for the 8-terminal SOIC.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$


Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated