

EMU Peripheral Crate Controller

Data Formats

Warning: The contents of this document are preliminary and are subject to change without notice!

Rev. 1.02

Revision	Date	Changes
1.01	6/29/2005	Fixed typos in examples page (in VME control word).
1.02	7/8/2005	Added new function codes and return data types corresponding to firmware version 2.18.

Ethernet Packet Format



Mnemonic	Meaning	Size (bytes)	Code/Value
SOP	Start of Packet	1	0xFB
Preamble	Bit pattern for synchronization.	7	6(0x55)(0xD5)
SOF	Start of Frame (last byte of preamble)	1	0xD5
MAC Dest.	Destination MAC address	6	Hardware Defined
MAC Src.	Source MAC address	6	Hardware Defined
LEN	Length of User Data in bytes	2	2-9000
User Data	User specified data	46-9000	User defined
CRC	Cyclical Redundancy Check	4	Packet defined
EOP	End of Packet	1	0xFD

User Data Format

There are 3 general user data formats for the following 3 cases:

- 1) Packets sent to the controller.
- 2) Packets returning from the controller (with PROTOCOL disabled).
- 3) Packets returning from the controller (with PROTOCOL enabled).


Sequence (16 bit words)	Sent to	Received from (PROTOCOL disabled)	Received from (PROTOCOL enabled)
0	< Header >	< Command Dependent Data >	< Header1 >
1	< Command Dependent Data >	< Command Dependent Data >	< Header2 >
2	< Command Dependent Data >	< Command Dependent Data >	< Header3 >
3	< Command Dependent Data >	< . >	< Header4 >
4	< . >	< . >	< Command Dependent Data >
5	< . >	< . >	< Command Dependent Data >
6	< . >	< . >	< Command Dependent Data >
.	< . >	< . >	< . >
.	< . >	< . >	< . >
.	< . >	< . >	< . >

Header Formats

For packets sent to the controller:



For packets retruned from the controller:



Definitions of labels and abbreviations

Rsvd. : Reserved.

Prio. : Priority packet. To be executed or returned out of sequence ASAP.

AK/RQ : Acknowledgement of command execution is requested.

Controller Command : Function code to be executed: Data format is dependent upon this code.

New : Indicates that this is the first packet in a series of 1 or more packets.

Frag. : Indicates that the amount of data exceeds the maximum packet size. This packet contains only a fragment of the requested data.

Spnt. : Indicates that this packet was spontaneously generated by the controller and was not in response to a request.

AK/Status : Acknowledgement status. Indicates disposition of the requested function.

Data Type : Indicates the type of data contained in this packet. The data format is dependent upon this type.

Fragment # : A 32 bit number specifying this packets position in a sequence of packet fragments.

Word Count : The number of data words to follow the header.

Function Codes

Cat.	Mnemonic	OpCode	Functional Description	Data Format
Initialization/Configuration	Funct_NoOp	0x00	No action taken.	no data
	Set_FF_Test	0x01	Set test mode for external FIFO.	no data
	Set_FF_VME	0x02	Set VME mode for external FIFO.	no data
	ECC_enable	0x03	Enable Error Correcting Codes in external FIFO	no data
	ECC_disable	0x04	Disable Error Correcting Codes in external FIFO	no data
	Save_Cnfg_Num	0x05	Save current controller configuration as specified configuration number.	1 word
	Read_Cnfg_Num_Dir	0x06	Direct readback of specified stored configuration (raw data from Flash mem).	1 word
	Read_Cnfg_Num_Dcd	0x07	Decoded readback of specified stored configuration.	1 word
	Rstr_Cnfg_Num	0x08	Restore controller configuration to specified configuration.	1 word
	Set_Cnfg_Dflt	0x09	Set default controller configuration to specified number.	1 word
	Read_Cnfg_Dflt	0x0A	Readback the default configuration number.	no data
	Set_MACs	0x0B	Set MAC addresses.	4-17 words ¹
	Read_MACs_Dir	0x0C	Direct readback of stored MAC addresses (raw data from Flash mem).	no data
	Read_MACs_Dcd	0x0D	Decoded readback of stored MAC addresses.	no data
	Read_CRs	0x0E	Readback configuration registers (CR's).	no data
	Wrt_Eth_CR	0x0F	Write Ethernet CR with specified data.	1 words ²
	Wrt_Ext_CR	0x10	Write External FIFO CR with specified data.	1 words ²
	Wrt_Rst_CR	0x11	Write reset enables CR with specified data.	1 words ²
	Wrt_VME_CR	0x12	Write VME CR with specified data.	2 words ²
	Wrt_BTO_CR	0x13	Set VME Bus Timeout to specified data.	1 words ²
	Wrt_BGTO_CR	0x14	Set VME BusGrant Timeout to specified	1 words ²
	Wrt_All_CRs	0x15	Write all CR's and timeouts with specified	5 words ²
	Set_Clr_CRs	0x16	Set or Clear individual bits of a CR.	2-3 words ²
	Set_Inj_Err	0x17	Enable error injecting into FIFO data bits	no data
	Rst_Inj_Err	0x18	Disable error injecting into FIFO data bits	no data
	Warn_On_Shdown	0x19	Enable warning packets prio to reloading.	no data
	No_Warn_On_Shdown	0x1A	Disable warning packet on shutdown.	no data
		0x1F	Undefined	--

Function Codes Continued

Cat.	Mnemonic	OpCode	Functional Description	Data Format
VME functions	VME_Cmds	0x20	Specified data are VME commands and are sent through external FIFO.	VME_DAT_FMT
	VME_Cnfg	0x21	Specified data are VME configuration commands and are sent through external FIFO.	VME_CNFG_FMT
	VME_Dir_Cmds	0x22	Specified data are VME commands and are sent directly to VME interface.	VME_DAT_FMT
	VME_Dir_Cnfg	0x23	Specified data are VME configuration commands and are sent directly to VME interface.	VME_CNFG_FMT
		0x24	Undefined	--
		.	Undefined	--
		.	Undefined	--
		.	Undefined	--
		0x2F	Undefined	--
Undefined		0x30	Undefined	--
		.	Undefined	--
		.	Undefined	--
		.	Undefined	--
		0xDF	Undefined	--
External FIFO Testing and Programming	Wrt_Ext_FF	0xE0	Write specified data to external FIFO.	N words ³
	Prg_Ext_Off	0xE1	Program offsets for external FIFO. (18-bit full offset, then 18-bit empty offset)	2 longwords ^{4,5}
	Rdbk_Ext_Off	0xE2	Readback offsets from external FIFO.	no data
	PRst_Ext_FF	0xE3	Partial reset of external FIFO.	no data
	Rd_Ext_FF	0xE4	Read specified number of words from external FIFO.	1 longword ⁴
	RT_Ext_FF	0xE5	Retransmit specified number of words from external FIFO.	1 longword ⁴
	MRst_Ext_FF	0xE6	Master reset of external FIFO.	no data
	ST_MK_Ext_FF	0xE7	Set MARK at current read pointer location.	no data
	RST_MK_Ext_FF	0xE8	Reset MARK; restore normal operation	no data
	Rst_Ext_Err_Cnt	0xE9	Reset FIFO data bit error counters.	no data
	Rd_Ext_Err_Cnts	0xEA	Readback FIFO data bit error counters.	2 longwords ^{4,6}
		0xEB	Undefined	--
		.	Undefined	--
		0xEF	Undefined	--

Function Codes Continued

Cat.	Mnemonic	OpCode	Functional Description	Data Format
Test and Diagnostic		0xF0	Undefined	--
		.	Undefined	--
		.	Undefined	--
		0xF8	Undefined	--
	Force_Reload	0xF9	Force reprogramming the FPGA.	no data
	Read_Drop_Mem	0xFA	Read all words from logic analyzer circular buffer A.	no data
	Read_WSOP_Mem	0xFB	Read all words from logic analyzer circular buffer B.	no data
	Flash_R_W	0xFC	Read or Write Flash memory. Data contains commands for Flash interface.	FLASH_FMT
	Send_N_Words	0xFD	Request specified number of words be sent from the controller.	1 longword ⁴
	Load_User_Reg	0xFE	Load the 32 bit LED user register with specified data.	1 longword ⁴
	Loopback	0xFF	Transmit the data in this packet back to sender as is.	N words ³

¹See MAC_FMT for details.

²See CR_FMTs for details.

³The number of words are defined by LEN in the MAC frame header.

⁴High order word sent first, with unused high order bits padded with zeros.

⁵Two words for the FULL offset come first followed by two words for the EMPTY offset.

⁶Two words for the uncorrected errors come first followed by two words for the corrected errors.

Function Specific Sub Formats

(After Header)

FLASH_FMT

Sequence (16-bit Words)		bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
First Page	0		0	0	0	0	0	0	0	0	Number of Pages (NP: 1-128)							
	1		W^1		Page Number (0-127)						C^2	Number of Bytes (NB1: 1-64)						
	2		0	0	Byte Address (0-63)						Data							
	3		0	0	Byte Address (0-63)						Data							
	4		0	0	Byte Address (0-63)						Data							
	.		0	0														
	.		0	0														
	.		0	0														
Second Page	(NB1+1)+1		W^1		Page Number (0-127)						C^2	Number or Bytes (NB2: 1-64)						
	(NB1+1)+2		0	0	Byte Address (0-63)						Data							
	(NB1+1)+3		0	0	Byte Address (0-63)						Data							
	(NB1+1)+4		0	0	Byte Address (0-63)						Data							
	.		0	0														
	.		0	0														
	.		0	0														
	.		0	0														
Third Page	NB2+1)+(NB1+1)+1		W^1		Page Number (0-127)						C^2	Number or Bytes (NB3: 1-64)						
	NB2+1)+(NB1+1)+2		0	0	Byte Address (0-63)						Data							
	NB2+1)+(NB1+1)+3		0	0	Byte Address (0-63)						Data							
	NB2+1)+(NB1+1)+4		0	0	Byte Address (0-63)						Data							
	.		0	0														
	.		0	0														
	.		0	0														
	.		0	0														

¹W=1: write to specified page; W=0 : read from specified page.

²This bit is ignored on writes (W=1). When W=0; C=0 indicates that data readback is to be directed to the GbE transmitter; C=1 indicates that data readback is to be directed to the configuration registers.


VME_DAT_FMT

(16-bit Words)

The diagram illustrates the VME bus structure. It shows a vertical stack of VME units, labeled 0, 1, 2, ..., Last VME Unit. Each unit is connected to a common horizontal bus line. Inside each unit, there is a VME Control Word (TYPE) and VME DATA (format dependent on control word). The units are connected to the bus via a series of vertical lines, indicating a multi-bit connection.

VME Unit Format

VME Control Word



Transfer Types

Trns_Typ Code	Mnem.	Meaning
0	SNGL	Single transfer
1	BLOCK	Block transfer
2	RMW	Read Modify Write sequence
3	UNALG	Unaligned transfer (16-bits crossing word boundaries)

Data Sizes

Data_Sz Code	Mnem.	Size	Number of supplied/expected words
0	D08	8 bits	1
1	D16	16 bits	1
2	D32	32 bits	2
3	D64	64 bits	4

Write
Control

Wrt_RdB Value	Meaning
0	Read data from specified VME address.
1	Write data to specified VME address

Address Sizes

Addr_Sz Code	Mnem.	Size	Number of supplied/expected words
0	-	-	undefined
1	A16	16 bits	1
2	A24	24 bits	2
3	A32	32 bits	2
4	A40	40 bits	3
5	A64	64 bits	4
6	-	-	undefined
7	-	-	undefined

Delay Types

Dly_Typ Code	Mnem.	Clock Period	Num bits	Max Count	Max Delay	Comment
0	No_Dly	-	-	-	-	
1	D4nsX16	4 ns	16	65535	262,144 us	4 ns modes are disabled. If used, 2 bits are dropped and 16 ns clock is used.
2	D16nsX16	16 ns	16	65535	1.049 ms	
3	D16usX16	16.384 us	16	65535	1.074 s	
4	D4nsX32	4 ns	32	4.29E+09	17.18 s	4 ns modes are disabled. If used, 2 bits are dropped and 16 ns clock is used.
5	D16nsX32	16 ns	32	4.29E+09	68.72 s	
6	D16usX32	16.384 us	32	4.29E+09	1.95 hr	
7	undefined	undefined	-	undefined	undefined	

Note: The format of the data following the VME control word is dependent on the options specified in the control word. Please refer to the following pages for the details.

VME Control Word Dependent Data Format

Non Block Transfers: (Dly_Typ = 0 and Trns_Typ = SNGL, RMW, or UNALG)

Section / Order	Data Specified	Comments
Address Section:	1-4 Words	Dependent on Addr_Sz.
Data Section:	0-4 Words	Dependent on Wrt_RdB and Data_Sz.

Block Transfers: (Dly_Typ = 0 and Trns_Typ = BLOCK)

Section / Order	Data Specified	Comments
Address Section:	1-4 Words	Dependent on Addr_Sz.
Data Count:	1 Word (n)	Number of Data_Sz transfers.
Data Section:	0-4n Words	Dependent on Wrt_RdB, Data_Sz, and Data Count. 0-4 words repeated n times.

Delays: (Dly_Typ = Non-Zero and Trns_Typ = don't care)

Section / Order	Data Specified	Comments
Delay Section:	1-2 Words	Dependent on Dly_Typ.

Address Section:

Seq.	Addr_Sz				
	A16	A24	A32	A40	A64
0	Addr(15:0)	0x00Addr(23:16)	Addr(31:16)	0x00Addr(39:32)	Addr(63:48)
1	-	Addr(15:0)	Addr(15:0)	Addr(31:16)	Addr(47:32)
2	-	-	-	Addr(15:0)	Addr(31:16)
3	-	-	-	-	Addr(15:0)

Data Section:

Seq.	Reads Wrt_RdB = 0	Data_Sz (for writes Wrt_RdB = 1)			
		D08	D16	D32	D64
0	-	0x00Data(7:0)	Data(15:0)	Data(31:16)	Data(63:48)
1	-	-	-	Data(15:0)	Data(47:32)
2	-	-	-	-	Data(31:16)
3	-	-	-	-	Data(15:0)

Delay Section:

Seq.	Dly_Typ	
	D4nsX16	D4nsX32
	D16nsX16	D16nsX32
	D16usX16	D16usX32
0	Delay(15:0)	Delay(31:16)
1	-	Delay(15:0)

Return Data Types

Code	Data Type		Words per Data Unit
0	No data		0
1	Loopback data		1
2	TX_N_Words requested data		1
3	External FIFO data or offsets		mixed ¹
4	VME D08 data	} Type = {01,Data_Sz} (4+Data_Sz)	1
5	VME D16 data		1
6	VME D32 data		2
7	VME D64 data		4
8			
9			
10			
11	Flash readback data		mixed ²
12			
13	Information packet		1
14	Warning packet		1
15	Error packet		1

¹External FIFO Offset Data Format (two 18-bit words):

Sequence

(16-bit Words)	bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	b17	b16
1		Full Offset(15:0)															
2		0	0	0	0	0	0	0	0	0	0	0	0	0	0	b17	b16
3		Empty Offset(15:0)															

²Flash Readback Data Format (see following page):

Flash Readback Data Format:

Sequence

(16-bit Words)		bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1 st Page Read	0	Page								0	Count							
		0	0	Address								Data							
		0	0	Address								Data							
		0	0	.								.							
		0	0	.								.							
		0	0	.								.							
1 st Count + 1	2 nd Page Read	0	Page								0	Count							
		0	0	Address								Data							
		0	0	Address								Data							
		0	0	.								.							
		0	0	.								.							
		0	0	.								.							
...	...									...									
										...									
										...									
										...									
										...									
										...									
n th Count + n	n th Page Read	0	Page								0	Count							
		0	0	Address								Data							
		0	0	Address								Data							
		0	0	.								.							
		0	0	.								.							
		0	0	.								.							

Examples

Example 1: VME commands for 2 A24D16 single writes, a delay, and then an A24D16 single read.

		Sequence of 16 bit words (HEX)	Meaning
1 st VME Unit	Header	2020	Function is VME Comands with ackowlegment request
	NVU	0004	Number of VME units
	Control Word	0054	A24D16 Single Write
	Address	00A(23:16)	High order byte of VME address
		A(15:0)	Low order word of VME address
	Data	D(15:0)	Data word to write
2 nd VME Unit	Control Word	0034	A24D16 Single Write
	Address	00A(23:16)	High order byte of VME address
		A(15:0)	Low order word of VME address
	Data	D(15:0)	Data word to write
3 rd VME Unit	Control Word	05XX	16 ns by 32 bit delay
		Dly(31:16)	High order word of delay
	Data	Dly(15:0)	Low order word of delay
4 th VME Unit	Control Word	0044	A24D16 Single Read
	Address	00A(23:16)	High order byte of VME address
		A(15:0)	Low order word of VME address