

A

B

C


D


A

B

C

D



	<b>Title: Top Level Block Diagram</b>	
	Subtitle: Ethernet Module	
	Project: D783C	Revision: 2.1A
	Name: Gigabit Ethernet VME Controller	
	Date: Mon Aug 29 13:32:22 2011	

Sheet 2 of 9

A

B

C


D

A


B


C

D



Title: Top Level Block Diagram	
Subtitle: External FIFO Interface	
Project: D783C	Revision: 2.1A
Name: Gigabit Ethernet VME Controller	
Date: Mon Aug 29 13:32:22 2011	Sheet 3 of 9



	Title: Top Level Block Diagram	
	Subtitle: Flash Memory Interface	
	Project: D783C	Revision: 2.1A
	Name: Gigabit Ethernet VME Controller	
Date: Mon Aug 29 13:32:22 2005		Sheet 4 of 9

	1	2	3	4	5	6	7	8	
A									A
B									B
C									C
D									D
	1	2	3	4	5	6	7	8	



Title: Top Level Block Diagram	
Subtitle: JTAG Interface	
Project: D783C	Revision: 2.1A
Name: Gigabit Ethernet VME Controller	
Date: Mon Aug 29 13:32:22 2005	Sheet 5 of 9

A

B

C


D


A

B

C

D



		<b>Title: Top Level Block Diagram</b>	
		Subtitle: VME Interface	
Project: D783C		Revision: 2.1A	
Name: Gigabit Ethernet VME Controller			
Date: Mon Aug 29 13:32:22 2011		Sheet 6	of 9

A

B

C


D


A


B

C

D



	<b>Title: Top Level Block Diagram</b>	
	Subtitle: Bus Traffic Controller	
	Project: D783C	Revision: 2.1A
	Name: Gigabit Ethernet VME Controller	
Date: Mon Aug 29 13:32:22 2005		Sheet 7 of 9





A

B

C



D


A

B

C

D



	Title: Top Level Block Diagram	
	Subtitle: Test Ports and Test Points	
	Project: D783C	Revision: 2.1A
	Name: Gigabit Ethernet VME Controller	
	Date: Mon Aug 29 13:32:22 2005	Sheet 9 of 9