



Title: VME Master and System Controller	
Subtitle: Start-up and Shutdown Sequencing	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 1 of 9



Title: VME Master and System Controller	
Subtitle: External FIFO Interface	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 3 of 9



1

2

3

4

5

6

7

8

A

A

B

B

C

C

D

D

1

2

3


4


5

6

7


8

	Title: VME Master and System Controller	
	Subtitle: JTAG Interface	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 5	of 9




Title: VME Master and System Controller	
Subtitle: VME Interface	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 6 of 9

traffic_ctrl



	Title: VME Master and System Controller	
	Subtitle: Bus Traffic Controller	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 7	of 9




Title: VME Master and System Controller	
Subtitle: Status and Monitoring (LEDs)	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 8 of 9

1 2 3 4 5 6 7 8

A

A





B

B

C

C




D

D




	Title: VME Master and System Controller	
	Subtitle: Test Ports and Test Points	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:53:56 2006	Sheet 9	of 9



1 2 3 4 5 6 7 8




	Title: Ethernet	
	Subtitle: Receiv Packet Processing	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:54:39 2006		Sheet 1 of 3




Title: Ethernet	
Subtitle: Transmit Packet Building	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:54:39 2006	Sheet 2 of 3




	Title: Ethernet	
	Subtitle: Logic Analyzer	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:54:39 2006		Sheet 3 of 3




	Title: Packet Receiver FIFO	
	Subtitle: FIFOs and counters	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:55:49 2006	Sheet 1	of 2





	Title: Packet Receiver FIFO	
	Subtitle: FIFO Controller	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:55:49 2006		Sheet 2 of 2




Title: Packet Builder	
Subtitle: FIFOs and counters	
Project: D783C	Revision: 3.55
Name: Giagbit Ethernet Controller	
Date: Wed Mar 08 11:57:18 2006	Sheet 1 of 2



	Title: Packet Builder	
	Subtitle: FIFO controller	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet Controller	
Date: Wed Mar 08 11:57:18 2006		Sheet 2 of 2



	Title: Logic Analyzer	
	Subtitle: Circular Buffer	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 11:59:44 2006	Sheet 1	of 1




Title: VME Interface	
Subtitle: Controller	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 12:03:38 2006	Sheet 1 of 4

A

A

IH_DT_SZ(1:0)
IH_LVL5(7:1)
INTR_HNDL_ENA
UPD_IRQ_MSK

MON_IACK
MON_AS
MON_BERR
MON_DTACK
MON_IRQ(7:1)
BTO_BERR
BTO
IH_TA(15:0)
IH_TB(15:0)
IH_TC(15:0)
SW2(3:0)
ACKN(3:0)
SYSRESET
POW_ON_RST
SYSCLK



IH_IRQ(7:1)
IH_ERR_REG(7:0)
IH_ERR
IH_WARN
IH_BUSY
IH_DAV


IH_A(3:1)
IH_IACK
IH_AS

IH_DS(1:0)

IH_LWORD
IH_DRV_ADDR
IH_DRV_IACK
IH_DRV_AS
IH_DRV_DS
IH_DRV_LWORD

IH_DT_SZ(1:0)
DATA_SZ(1:0)
TRNS_TYP(1:0)
DLY_TYP(2:0)
UDAM_SZ(2:0)
MASTER_ENA

MON_A(31:1)
MON_D(31:0)
MON_AS
MON_IACK
MON_LWORD
MON_BERR
MON_DTACK
MON_RETRY
MON_BCLR
SYSRESET
MON_ACFAIL
MON_SYSFAIL
BTO_BERR
AD_MOD(5:0)
FULL_ADDR(63:0)
FULL_DATA(63:0)
WRT_RDB
VRD_IDLE
EXECUTE
NEXT_RDY
LAST_WORD
ACKN(3:0)
CLR_MSTR_ERR
SW2(3:0)
POW_ON_RST
DV1024CLK
USRCLK
SYSCLK



MSTR_TA(15:0)
MSTR_TB(15:0)
MSTR_TC(15:0)
TEST_OUT(7:0)
MSTR_FADDR(63:0)
RSLT_DATA(63:0)
MSTR_DATA_SZ(1:0)
MSTR_TRNS_TP(1:0)
MSTR_ERR_REG(7:0)
MSTR_ERR
MSTR_BUSY
MSTR_DAV
NEXT_WRD

MSTR_A(31:1)
MSTR_AM(5:0)
MSTR_AS
MSTR_D(31:0)
MSTR_DS(1:0)
MSTR_DS(0)
MSTR_LWORD
MSTR_WRITE
MSTR_DRV_ADDR
MSTR_DRV_AM
MSTR_DRV_AS
MSTR_DRV_DATA
MSTR_DRV_DS
MSTR_DRV_LWORD
MSTR_DRV_WRITE


MSTR_DS(1:0)

B

B

IH_REQ_TYP(1:0)
IH_REQ_LVL(1:0)

MON_BR(3:0)
MON_BGIN(3:0)
MON_BBSY
SYSRESET
RST
INTR_HNDL_ENA
SYSCLK




IH_REQ_TA(15:0)
IH_REQ_TB(15:0)
IH_REQ_TC(15:0)

IH_BGOUT(3:0)
IH_BR(3:0)
IH_BBSY

MREQ_TYP(1:0)
MREQ_LVL(1:0)

MON_BR(3:0)
MON_BGIN(3:0)
MON_BBSY
SYSRESET
RST
MASTER_ENA
SYSCLK



MSTR_REQ_TA(15:0)
MSTR_REQ_TB(15:0)
MSTR_REQ_TC(15:0)

MSTR_BGOUT(3:0)
MSTR_BR(3:0)
MSTR_BBSY

C






C

D


D



Title: VME Interface	
Subtitle: Master and Interrupt Handler	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 12:03:38 2006	Sheet 2 of 4



	Title: VME Interface	
	Subtitle: Slave, Arbiter, Bus Timer, and Misc.	
	Project: D783C	Revision: 3.55
	Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 12:03:38 2006	Sheet 3	of 4



Title: VME Interface	
Subtitle: IOs	
Project: D783C	Revision: 3.55
Name: Gigabit Ethernet VME Controller	
Date: Wed Mar 08 12:03:38 2006	Sheet 4 of 4