

D785U

CMS CSC Data Concentrator Card (DCC) PCB Schematic

Version 4

MBRD_BLK

ELECTRONICS LAB
PHYSICS DEPARTMENT
THE OHIO STATE UNIVERSITY
174 WEST 18TH AVE
COLUMBUS OHIO 43210

DCC: It Collects 9 DTB data, and sends to CMS main DAQ via one or two S-LINK64 interfaces

June 9, 2003: Initial drawing, June 23, Need more check
June 26, 2003: Power and ground design
July 28, 2003: Copy the project from cmspc003:\wvdesign\dccp\ to m:\wv\d785\d785g\
July 31, 2003: Added six 100 Ohm resistors for clock termination
Aug. 14, 2003: Add a clock driver MAX9310 for RocketIO reference clock
Apr. 1, 2004: Modifications according to the ver1 tests
Apr. 6, 2004: Main FPGA pin re-assignment, and TTC backplane signal switching
Apr. 7, 2004: Change the hard_reset logic.
June 15, 2005: Re-arrange the CMS_CLK, and L1A distribution,using 74fct20807 buffer
July 9, 2004: Final check on the schematics, tie FIFO TRST LOW
Jan. 28, 2005: replace the IDT72T40118 with IDT72V36110, start rev3 DCC
Feb. 2, 2005: removed the Program data line LEDs (16 in total)
Feb. 21, 2005: Add buffers for SLINK

Aug. 31, 2005: Added /AS to Emergency Load Logic
Aug. 31, 2005: Changed FMM LED Power from V3PIO to V33P
Aug. 31, 2005: Added thevinin terminator to TCMSCLK
Sept, 6, 2005: Added series LED to V5PRAW Front Panel LED
Sept, 6, 2005: Changed V5PRAW, SLDONE, RXDONE LED current limiting resistor to 330z
Sept, 6, 2005: Added (10) 10uF tantalums to the Analog FPGA 2.5V powers
Sept, 7, 2005: Increased size of P1 Test Port Power Trace
Sept, 7, 2005: Converted all regulator back to the adjustable type (placement and ordering purposes)
Sept, 7, 2005: Added (20) 220nF caps to the input FPGA's
Sept, 7, 2005: Added (7) 220nF caps to the control FPGA


ELECTRONICS LAB
PHYSICS DEPARTMENT
THE OHIO STATE UNIVERSITY
174 WEST 18TH AVE
COLUMBUS OHIO 43210

Major changes for rev3:

1. Main FPGA uses V3PIO. 3V compatible IOs
2. Use IDT72V36110 FIFOs, remove the IDT72T40118 fifos
3. Add many test points on the input FPGA
4. Add many monitoring LEDs on the front pannel, with 'cable' connection
5. Remove all the in-board LEDs
6. Add a buffer on the input FPGA program lines for monitoring
7. The input FPGA will keep 2.5V IO except one bank will be V33P.
8. Add some aux point on FIFOs if FIFO pins need swapped
9. Add buffers before the SLINK

Minor changes for rev3:


1. the 156.25MHz clock goes to main FPGA
2. Re-arrange the front pannel LED position, 8 in between optical tranceivers, all the others at to
3. Move the upper SLINK mezz board lower, delete the voltage Keyholes
4. The SLINK mezz cards get seperate power supply
5. Add a SLINK Jtag 5-pin connector












JTAG[0]: TCK
 JTAG[1]: TDO
 JTAG[2]: TMS
 JTAG[3]: TRST
 JTAG[4]: TDI





DCC layout and minimum signal required for data flow

DDDDD D DDDDD DDD D DDD
 TTTTT C TTTTT TTT C TTT
 BBBBB C BBBBB BBB C BBB









Dan: each regulator supply 2 1/2 FPGA for RocketIO power
 Paralleling the regulator is more complicated















Set one bank on the FPGA to 3.3VIO (V3PIO), all the others remain 2.5V





Dan: This is to replace the program LEDs for input FPGAs
 The test points are farther away from the PROM



DEVICE ID = 001





Fifo Setting
36 bits IN, 36 bits OUT





























- FSTAT[11:0]
- GCTRL[4:0]
- FICTRL[2:0]
- F2CTRL[2:0]
- FSEL[1:0]
- F2D[35:0]
- F2Q[35:0]
- FID[35:0]
- FIQ[35:0]

- FnCTRL0: REN~
- FnCTRL1: OE~
- FnCTRL2: RCS~
- GCTRL0: MRST~
- GCTRL1: PRST~
- GCTRL2: L1A
- GCTRL3: RESET
- GCTRL4: CMS Clock





- FSTAT0: F1 Empty~
- FSTAT1: F2 Empty~
- FSTAT2: F1 PAE~
- FSTAT3: F2 PAE~
- FSTAT4: F1 FULL~
- FSTAT5: F2 FULL~
- FSTAT6: FPGA Status
- FSTAT7: FPGA Status
- FSTAT8: FPGA Status
- FSTAT9: FPGA Status
- FSTAT10: FPGA Status
- FSTAT11: FPGA Status




DEVICE ID = 010







Fifo Setting
36 bits IN, 36 bits OUT




- FSTAT[11:0]
 - GCTRL[4:0]
 - F1CTRL[2:0]
 - F2CTRL[2:0]
 - FSEL[1:0]
 - F2D[35:0]
 - F2Q[35:0]
 - F1D[35:0]
 - F1Q[35:0]
- FnCTRL0:** REN~
FnCTRL1: OE~
FnCTRL2: RCS~
GCTRL0: PRST~
GCTRL1: MRST~
GCTRL2: L1A
GCTRL3: RESET
GCTRL4: CMS Clock
- FSTAT0:** F1 Empty~
FSTAT1: F2 Empty~
FSTAT2: F1 PAE~
FSTAT3: F2 PAE~
FSTAT4: F1 FULL~
FSTAT5: F2 FULL~
FSTAT6: FPGA Status
FSTAT7: FPGA Status
FSTAT8: FPGA Status
FSTAT9: FPGA Status
FSTAT10: FPGA Status
FSTAT11: FPGA Status



Fifo Setting
36 bits IN, 36 bits OUT





DEVICE ID = 100

AVTX7
VTX7
TX1NB
TX1PB
RX1PB
RX1NB
RX7
AVRX7

AVCCAUXTX
VTERM_TX
TXN
TXP
RXP
RXN
VTERM_RX
AVCCAUXRX

RKIO #7
Virtex 2 pro
Rocket IO
for P2, P4, or P7

AVTX19
VTX19
TX2PA
TX2PB
RX2PA
RX2NB
RX19
AVRX19

AVCCAUXTX
VTERM_TX
TXN
TXP
RXP
RXN
VTERM_RX
AVCCAUXRX

RKIO #19
Virtex 2 pro
Rocket IO
for P2, P4, or P7

AVTX6
VTX6
TX1PA
TX1NA
RX6
AVRX6

AVCCAUXTX
VTERM_TX
TXN
TXP
RXP
RXN
VTERM_RX
AVCCAUXRX

RKIO #6
Virtex 2 pro
Rocket IO
for P2, P4, or P7


AVTX18
VTX18
TX2NB
TX2PB
RX2NB
RX18
AVRX18

AVCCAUXTX
VTERM_TX
TXN
TXP
RXP
RXN
VTERM_RX
AVCCAUXRX

RKIO #18
Virtex 2 pro
Rocket IO
for P2, P4, or P7

V25P
R1F03
V25P
R204
GND
CCKX
TDX
TDOX
TMSX
TCK
TDI
TDO
TMS
PWRDOWN
HSWAP_LIN
V25P
DNP
DXN
CCLK
PROG
DONE
CCLK
PROG
DONE

Virtex 2 pro
Common Signals
RESERVED_DO_NOT_USE



F2D25
F2D28
F2D32
F2D31
F2D30
F2D29
F2D28
F2D26
F2D25
F2D1

L01N7_VRN7
L01P7_VRN7
L02N7
L02P7
L03N7
L03P7
L04N7_VREF7
L04P7
L05N7
L05P7
L06N7
L06P7

BANK2
BANK7

L01N2_VRN2
L01P2_VRN2
L02N2
L02P2
L03N2
L03P2
L04N2_VREF2
L04P2
L05N2
L05P2
L06N2
L06P2

BANK2
BANK7

F2D18
F2D16
F2D17
F2D15
F2D16
F2D13
F2D3
F2D8
F2D9
F2D4
F2D5
F2D7

L85N7
L85P7
L86N7
L86P7
L87N7
L87P7
L88N2_VREF2
L88P2
L89N2
L89P2
L90N7
L90P7

BANK2
BANK7

L85N2_VREF2
L85P2
L86N2
L86P2
L87N2
L87P2
L88N2_VREF2
L88P2
L89N2
L89P2
L90N2
L90P2

BANK2
BANK7

F1D7
F1D5
F1D4
F1D9
F1D8
F1D3
F1D13
F1D16
F1D15
F1D17
F1D6
F1D8

L90N6
L90P6
L90N6
L90P6
L89N6
L89P6
L88N6
L88P6
L87N6_VREF6
L87P6
L86N6
L86P6
L85N6
L85P6

BANK3
BANK6

L90N3
L90P3
L89N3
L89P3
L88N3
L88P3
L87N3_VREF3
L87P3
L86N3
L86P3
L85N3
L85P3

BANK3
BANK6

F1D26
F1D24
F1D1
F1D0
F1FOPRSTB
F1D2
F1D35
F1D30
F1D25
F1D32

L06N6
L06P6
L05N6
L05P6
L04N6
L04P6
L03N6_VREF6
L03P6
L02N6
L02P6
L01N6_VRN6
L01P6_VRN6

BANK3
BANK6

L06N3
L06P3
L05N3
L05P3
L04N3
L04P3
L03N3_VREF3
L03P3
L02N3
L02P3
L01N3_VRN3
L01P3_VRN3

BANK3
BANK6

H1F5
PAF2
GCTRL1
GCTRL2
GCTRL3
TX1NA
TX1PA

R118 NL_3K
R122 NL_3K

L75P0_G4S
L75N0_G5P
L74P0_G6S
L74N0_G7P
L73P0
L73N0
L69P0_VREF0
L69N0
L68P0
L68N0
L67P0
L67N0

BANK0
BANK5

L75N5_G7S
L75N0_G5P
L74N5_G5S
L74P5_G4P
L73P5
L73N5
L69P5_VREF5
L69N5
L68P5
L68N5
L67P5
L67N5

BANK0
BANK5

L09N5_VREF5
L09P5
L08N5
L08P5
L07N5_VREF5
L07P5
L06N5_VRN5
L06P5_VRN5
L05_0_NOPAIR
L03P5_VREF0
L03N5_D4
L02N5_D6
L02P5_D7
L01N5_RDWRB
L01P5_CS_B

BANK0
BANK5

L01P1_VRN1
L01N1_VRN1
L02P1
L02N1
L03P1
L03N1_VREF1
L05_1_NOPAIR
L06P1
L06N1
L07P1
L07N1
L08P1
L08N1
L09P1
L09N1
L09N1_VREF1
L09P4_VREF4

BANK1
BANK4

L01N4_BSY_DT
L01P4_INITB
L02N4_D0_DIN
L02P4_D1
L03N4_D2
L03P4_D3
L05_4_NOPAIR
L06N4_VRN4
L06P4_VRN4
L07N4
L07P4
L08N4
L08P4
L09N4
L09P4

BANK1
BANK4

L67P1
L67N1
L68P1
L68N1
L69P1
L69N1_VREF1
L73P1
L73N1
L74P1_G0S
L74N1_G1P
L75P1_G2S
L75N1_G3P

BANK1
BANK4

L75P0_G4S
L75N0_G5P
L74P0_G6S
L74N0_G7P
L73P0
L73N0
L69P0_VREF0
L69N0
L68P0
L68N0
L67P0
L67N0

BANK1
BANK4

L09N5_VREF5
L09P5
L08N5
L08P5
L07N5_VREF5
L07P5
L06N5_VRN5
L06P5_VRN5
L05_5_NOPAIR
L03P5_VREF0
L03N5_D4
L02N5_D6
L02P5_D7
L01N5_RDWRB
L01P5_CS_B

BANK1
BANK4

F2D20
F2D21
F2D10
F2D11
F2D14
F2D12
F2D22
F2D23
F2D19
F2D30
F2D33
F2D34
F2D35
F2D27


L09P0_VREF0
L09N0
L08P0
L08N0
L07P0
L07N0
L06P0
L06N0
L05_0_NOPAIR
L03P0_VREF0
L03N0
L02P0
L02N0
L01P0_VRN0
L01N0_VRN0

BANK0
BANK5

L09N5_VREF5
L09P5
L08N5
L08P5
L07N5_VREF5
L07P5
L06N5_VRN5
L06P5_VRN5
L05_5_NOPAIR
L03P5_VREF0
L03N5_D4
L02N5_D6
L02P5_D7
L01N5_RDWRB
L01P5_CS_B

BANK0
BANK5




Fifo Setting
36 bits IN, 36 bits OUT













- FSTAT11:0
- GCTRL4:0
- F1CTRL1:2:0
- F2CTRL1:2:0
- FSEL1:1:0
- F2D1:35:0
- F2Q1:35:0
- F1Q1:35:0

FnCTRL0: REN~
FnCTRL1: OE~
FnCTRL2: RCS~
GCTRL0: MRST~
GCTRL1: PRST~
GCTRL2: L1A
GCTRL3: RESET
GCTRL4: CMS Clock


FSTAT0: F1 Empty~
FSTAT1: F2 Empty~
FSTAT2: F1 PAE~
FSTAT3: F2 PAE~
FSTAT4: F1 FULL~
FSTAT5: F2 FULL~
FSTAT6: FPGA Status
FSTAT7: FPGA Status
FSTAT8: FPGA Status
FSTAT9: FPGA Status
FSTAT10: FPGA Status
FSTAT11: FPGA Status











The Diode here to maintain (Vcc5 > Vcc3-0.5V) requirement
DIR high: BusA->BusB, so TOVME should be positive logic




GROUND POINTS DISCHARGE UNIT BOARD STIFFENER FRONT PANEL MOUNTS




PART FIDUCIALS




POWER MONITOR




Core power for all the six FPGAs








2.5V power for SLINK mezz cards




Aux power for all the FPGAs and Slink FIFOs





Power for FPGAs' IOs, to be adjusted at 3.0V









Discrete logic to load the VPROM in emergency









Enable these transceivers when there is no TTC available







To be shared with next page's 92lv090




To be shared with next page's 92lv040s








To be shared with next page's 92lv040s




Use three pads for a pair of resistors, This is used to set the TTCrx ID




Tsadd7: Test mode when 1
Tsadd6: Disable Serial/Parallel Converter when 1






Dan: put these two sets of LEDs in between the optical transceiver













For TTCrx chips









TTCrx



If BAP and BAN is connected on the backplane, the SENSEOUT will be high, or else it will be low
 The bus signals are terminated on both ends of the backplane with 100 Ohm
 The clock signals are terminated on this board and the backplane, except the passive DCC slot
 clock3: slot 3,4,5,6,7; clock5: 8,9,10,11,12,13; clock6: 14,15,16,17; clock4: 18,19,20
 (slot 8 is the active DCC, slot 17 is the passive DCC)










Implement basic S-LINK architecture on DDU board?




Replace these control with S1STAT[4:0] and S1CTRL[4:0]









Not Used on Current LSC
S1QW[0:1] = 11 FOR 64 BIT TRANSFERS



SLINK64/LSC Standoff Holes
Isolated per SLINK Spec pg. 43/62










Implement basic S-LINK architecture on DDU board?

Replace these control with S2STAT[4:0] and S2CTRL[4:0]



SLINK64/LSC Standoff Holes
Isolated per SLINK Spec pg. 43/62

