

DAQMBC

CMS CSC DAQ Motherboard Control FPGA

Data Readout, Trigger Controller

MBCNTRL

ELECTRONICS LAB
PHYSICS DEPARTMENT
THE OHIO STATE UNIVERSITY
174 WEST 18TH AVE
COLUMBUS OHIO 43210

2-14-2002_12:14

DAQMB Control FPGA Design

This FPGA coordinate the LCT, L1ACC signals, Control DATA transfer from CFEB, LCT/TMB to DDU. And CFEB calibration

Modification history:

Nov. 2, 2000: Redesign the FPGA logic, based on the new DAQMB PCB design, GU

Nov. 16, 2000: Finished first iteration design

Feb. 2, 2001: Move the design from m:\wv\d741mbc\ to m:\wv\cmsdaqmb\daqmbc\

Mar. 9, 2001: Major modifications, targeted device: XCV200E-FG456

Apr. 11, 2001: Loc pins according to PCB design

Aug. 1, 2001: Optimization of the design


Aug. 7, 2001: Modify the design to talk to Giga-bit Ethernet card

Aug. 30, 2001: Invert all the CCB related GTLP signals, because the CCB use inverted logic

Sept. 19, 2001: Add the CFEB data transfer error detection





Dec. 4, 2001: Add the Random Trigger, Trigger Rate Settable


For TLK2501, use 40MHz clock to generate 80MHz clock, CLKGEN1
 For TLK2201, use external clock as GLINK clock, CLKGEN2





L1LATENCY[5:0]: Set by JTAG; Fixed for fixed peripheral crate setup
 For LCTdelay 500ns, L1Acc delay 3.2us, set to 0F






Minimize the LCT & LIACC delay on DAQMB


























This IFD_1 is just used to sync with the Fake backplane, should do the change at Fake BP
 Use IFD for real backplane to replace the IFD_1 and FD here



LCT delay for the length of L1 Latency, and take into account of one clock cycle uncertainty to match with LIACC







Voting logic
 DAQMB Controller
 CMS CSC ELECTRONICS


THE OHIO STATE UNIVERSITY PHYSICS DEPARTMENT ELECTRONICS LAB 174 WEST 18TH AVE, COLUMBUS OH 43210			
TITLE			
PARENT PAGE	PROJECT	PROJECT	
BY GU	DATE 20A	FILE DAQMB	PAGE
3-18-2002 13:32		1	22

Total delay: $(2350 + 750 * \text{delay}_5 + 375 * \text{delay}_4 + 200 * \text{delay}_3 + 100 * \text{delay}_2 + 50 * \text{delay}_1 + 25 * \text{delay}_0)$ ns

set the Delay as 011000, so the delay of mid-one is 29025ns, to match with current CFEB --Jan. 2, 2002











L1 FIFO push delay relative to L1ACC (100ns --- 850ns)

Total Delay: $(100 + 375 \cdot dly4 + 200 \cdot dly3 + 100 \cdot dly2 + 50 \cdot dly1 + 25 \cdot dly0)$ ns














Serial Flash Memory Clock Control 20MHz clock





Program procedure:
 PROGRAM command: 82H, (MSB first), Page Address 5, Byte Address 5
 Shift in 32-bits (command + Address) while PADDR6 low, PADDR7 High
 Shift in 32-bit data, Paddr6 high, Paddr7 high
 Disable Clock when Paddr7 low




This Order is Reversed because bit0 read first, while command needs MSB first








SFM Reading Header




Read Procedure: (needs about 7us)
 Read Command: 52H, same page and byte address as PROGRAM
 Reset, Delay 400ns, while RADDR6 low and RADDR7 low
 Shift in 32 bits command and Address, while RADDR6 high and RADDR7 low
 Shift in 32 Dummy bits, while RADDR6 low and RADDR7 high
 Shift in/out 32 data bits, information, while RADDR6 high and RADDR7 high

The longer the cable, the longer the period between L1ACC and DISDLY, the shorter the delay offset should be



Adjust this according to CFEB FPGA delay and maximum cable length delay to 111 on BIT[2:0]




Cable Delay detection procedure:







- Send INIT (SERFM5), to initialize FFs, and fine delay
- Load CFEB Clock Delay (SERFM2) at the nominal setting
- Update the CFEB clock delay setting (SERFM8) on the external register
- Trigger, send matched L1ACC and LCT to CFEB3, either pulse or inject
- Latch the Trigger (LCT/L1ACC) fine delay, REGTRGDLY (SERFM6)
- Update the fine delay (SERFM0) inside the FPGA
- Trigger, same as previous step
- Latch the Cable length-related fine delay, REGCABLE (SERFM7)
- Update the fine delay (SERFM0) inside the FPGA
- Reprogram the Serial Flash Memory

Comment: INIT will also set fine delays and other delays to a default value 000

Instruction Code: (8 bits, on SEL1)


- 00: NO-OPERATION (Page 50)
- 01: JTAG Reset (page 50)
- 02: Global Reset (page 50)
- 03: BUCKEYE Inject (page 58)
- 04: BUCKEYE Pulse (page 58)
- 05: Pedestal data taking (page 58)
- 06: Load Trigger Register (page 57)
- 07: Cycle Trigger Register Once (page 57)
- 08: Continuously Cycle Trigger Register (page 57)
- 09: Load CFEB Register (page 59)
- 0A: DAQMB Status (page 55)
- 0B: Trigger select in cal_mode (page 50)
- 0C: FIFO manual read control (page 52)
- 0D: DAV Delay Setting (page 56)
- 0E: FIFO Master Reset and GLINK Reset (page 50)
- 0F: Load DAQMB Crate ID (page 53)
- 10: Load CFEB Clock Delay (page 53)
- 11: Set Calibration timing (Calib Pulse Delay) (page 54)
- 12: Set Loop Back for Glink, toggling (page 70)
- 13: Load Random Trigger Frequency
- 14: Toggle Random trigger start control
- 15: Serial Flash Memory (page 40s)
- ...
- 1F: Serial Flash Memory (page 40s)
- 20: Burst 1000 (really 512+256+128) Random events (L1ACC)






Combination first, Register later to eliminate possible Instruction Glitches decode first 15 OpCodes (4.5 bits)


8 Bit Instruction Register





Do combination first, register later to eliminate possible instruction glitches


decode second 16 OpCodes (4.5 bits)
F[31:1]














Check Status LOGIC (F10)





Check Status LOGIC (F10)







Check Status LOGIC (F10)















CAL_LCT_1 delay: $475\text{ns} + 25\text{ns} * \text{CALLCTCLY}[3:0]$

CAL_GTRG delay: $3075\text{ns} + 375\text{ns} * \text{CALGDLY4} + 25\text{ns} * \text{CALGDLY}[3:0]$









LCT2SEL[3:1] Trigger Rate (KHz)

7	-----	620
6	-----	310
5	-----	160
4	-----	80
3	-----	40
2	-----	20
1	-----	10
0	-----	0

CFEB1 LCT

TITLE

BY
 GU

PARENT PAGE

50A

PROJECT

DAQMBC

DATE


1-14-2002_14:46

FILE

RANDOMTRG. 2

PAGE


60A




LCT3SEL[3:1] Trigger Rate (KHz)

7	620
6	310
5	160
4	80
3	40
2	20
1	10
0	0

CFEB1 LCT








LCT4SEL[3:1] Trigger Rate (KHz)


7	620
6	310
5	160
4	80
3	40
2	20
1	10
0	0

CFEB1 LCT












GTRGSEL[3:1] Trigger Rate (KHz)


7	620
6	310
5	160
4	80
3	40
2	20
1	10
0	0


L1ACC

















FIFOs Need Read Out











DATAIN[17:0]

DOUT[15:0]






To Overlap FIFO, This is a duplicate output of DOUT[15:0] to minimize the 80MHz Bus length







Mode Decode











Header and trailer of Giga-bit Ethernet package generation



CRC32 Generation

