SP-to-DDU Event Record Structure

Petersburg Nuclear Physics Institute / University of Florida October 26, 2009 Version 5.3

The SP readout format fully complies with the DMB-to-DDU Event Record structure, as described at http://www.physics.ohio-state.edu/~cms/ddu/ddu_pro.html.

The format for the 16-bit SP output / DDU input is designed to easily interface with a 64-bit readout system through an S-LINK64 card. This requires that all data sent to the DDU be an integer multiple of 4 16-bit words for each event.

The highest bit of each SP 16-bit word is reserved as a special flag for DDU Code words, so only 15 bits are available for physics data. When the MSB of the 16-bit word is high, the 4 most significant bits indicate the DDU Code word. When the MSB is low, the other 15 bits are data.

The DDU Code words and the SP Data are always sent in groups of 4 to make a 64-bit word.

The Event Record has the following structure:

- Event Record Header
- Block of Counters (starting with SP_ERSV = 1);
- Event Data
- Event Record Trailer

Both Event Record Header and Event Record Trailer consist of two 64-bit words each. Block of Counters consists of one 64-bit word. Event Data can consist of any number of 64-bit words from 0 to 154, depending on the Event Record Configuration settings; see DD/CSR_DFC register description for details.

Table below lists maximum SP Event Record sizes in 16-bit words for 0 to 7 Time Bins.

Table 1: Maximum SP Event Record sizes for 0 to 7 TBIN values (ZS = 0)

TBIN	16-bit Words	64-bit Words
0	20	5
1	108	27
2	196	49
3	284	71
4	372	93
5	460	115
6	548	137
7	636	159

Maximum Event Record size is 5 64-bit words for Headers/Counters/Trailers plus 22 64-bit words per a TBIN. For TBIN=7, event size comes to 159 of 64-bit or 636 of 16-bit words in total, or $8.0~\mu$ sec readout time. The latter corresponds to a L1A rate of 125 kHz.

1 Event Record Header

The Event Record Header consists of 8 16-bit words, where the most significant hex digit is the DDU Code word 0x9 and 0xA. Green cells in Table 2 carry the SP-specific configuration settings; tan cells carry the SP-specific status; the content of all other cells complies with the DDU requirement. The SP_ERSV = 0 refers to the Event Record Structure format valid for SP firmware releases dated before June 27, 2007 that lacks Block of Counters. Block of Counters has been introduced in the Event Record starting with SP_ERSV = 1.

Table 2: Event Record Header

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word				
	02	κ9							L1A [11:0						HD1a				
	02	٤9		L1A [23:12]																
	02	κ9							()						HD1c				
0x9 L1A_											1A_BXN [11:0] HD									
	02	κA							()						HD2a				
	02	κA		S	P_TS	[3:0]	SP_E	RSV [2:0]		SP_P	ADR [4:0]		HD2b				
	02	κA			C)		0	0 DDM SP_ FA_ RDY					OSY	WOF	HD2c				
	0xA DD/CSR_DFC [10:0]											HD2d								
	02	VA.		SKIP	SPA	DTA	F5A	F4A	F3A	F2A	F1A	ZS	TBI	IN [2	:0]	IIDZU				

- Spare cells are shown in yellow;
- L1A [23:0] Event Number picked from a 24-bit Event Counter, located in the DDU_FPGA;
- L1A_BXN [11:0] Event Bunch Crossing Number (L1A arrival time) picked from a 12-bit Bunch Counter, located in the DDU_FPGA and running at TTC timing;
- SP_TS [3:0] SP Trigger Sector 1, 2, 3, 4, 5, 6 for +Z EMU side and 7, 8, 9, 10, 11, 12 for –Z EMU side:
- SP_ERSV [2:0] = 0,...,7 SP Event Record Structure Version;
 - SP ERSV = $0 \Rightarrow$ Jun 14, 2006, Version 4.2 (no Block of Counters);
 - SP ERSV = 1 => Jul 06, 2007, Version 5.1 (with Block of Counters);
 - SP_ERSV = 2 => Dec 06, 2007, Versions 5.2A and 5.2B (modified TR1c and TR2a);
 - SP_ERSV = 3 => Oct 26; 2009, Version 5.3 (BH2d carries TBIN#, headers for empty data blocks suppressed on SZ = 1);
 - $SP_ERSV = 4 \Rightarrow TBD$:
 - $SP_ERSV = 5 \Rightarrow TBD$;
 - SP ERSV = $6 \Rightarrow$ TBD;
 - SP ERSV = $7 \Rightarrow$ TBD;
- SP_PADR [4:0] = 6...11, 16...21 SP_P Physical Address (Slot Number);
- DDM = DD/CSR_DFC [15] = 0 (default) / 1 DDU (default) / VME Readout Mode.
- DD/CSR_DFC [10:0] = DDU_FPGA / DAQ FIFO Configuration register:
 - ◆ F1A = 0 / 1 (default) FRONT_FPGA Active bit. If the bit is set to 1, then the F1 is considered to be ACTIVE and is queried for CSC muon LCT(s) ME1a, ME1b, ME1c;


◆ F2A = 0 / 1 (default) – FRONT_FPGA Active bit. If the bit is set to 1, then the F2 is considered to be ACTIVE and is queried for CSC muon LCT(s) ME1d, ME1e, ME1f;

- ◆ F3A = 0 / 1 (default) FRONT_FPGA Active bit. If the bit is set to 1, then the F3 is considered to be ACTIVE and is queried for CSC muon LCT(s) ME2a, ME2b, ME2c;
- ◆ F4A = 0 / 1 (default) FRONT_FPGA Active bit. If the bit is set to 1, then the F4 is considered to be ACTIVE and is queried for CSC muon LCT(s) ME3a, ME3b, ME3c;
- ◆ F5A = 0 / 1 (default) FRONT_FPGA Active bit. If the bit is set to 1, then the F5 is considered to be ACTIVE and is queried for CSC muon LCT(s) ME4a, ME4b, ME4c;
- ◆ DTA = 0 / 1 (default) Drift Tube Active. If the bit is set to 1, then the Drift Tube interface is considered to be ACTIVE and the SP_FPGA is queried for DT muon Stub(s) MB1a, MB1d;
- ◆ SPA = 0 / 1 (default) Sector Processor Active. If the bit is set to 1, then the Sector Processor output is considered to be ACTIVE and the SP_FPGA is queried for SP muon Track(s) SP1, SP2, SP3;
- ◆ ZS = 0 / 1 (default) Zero Suppression bit. If ZS = 1, then only valid LCT(s), Stub(s) and Track(s) for non-empty data blocks are reported, empty data block headers are not reported. If ZS = 0, then all TBINs are queried and all Active LCTs, Stubs and Tracks are reported;
- ◆ TBIN [2:0] = 0...7 (default = 4) DDU_FPGA collects data from 0...7 Time Bins (bunch crossings).
- SP_OSY the SP_FPGA local L1A number does not match the DDU_FPGA L1A number shown in the Event Header, words {HD1b, HD1a}. This is an Out-of-Synch condition between event data fragments, which may (if it is persistent) or may not (if it is occasional) require a RSYNC signal. The SP_OSY condition is checked only if the SPA = 1.
- FA_OSY the FRONT_FPGA local L1A number from one or more FRONT_FPGA chips does not match the DDU_FPGA L1A number shown in the Event Header, words {HD1b, HD1a}. This is an Out-of-Synch condition between data fragments, which may (if it is persistent) or may not (if it is occasional) require a RSYNC signal. The FA_OSY condition is checked only for FRONT_FPGAs with ACTIVE bit set.
- RDY, BSY, OSY, WOF FMM signals Ready, Busy, Out-of-SYnch, Warning OverFlow.
- SKIP if the SKIP bit is set to 1, then the Event Data is skipped for the current event, and the event shrinks to the Event Record Header, Block of Counters and Event Record Trailer only, as if the TBIN equals 0 (although actually not), see details on the L1A Finite State Machine (FSM) below.

All FMM signals carry signal values at the time the DDU_FPGA composes the current Event Record Header, and NOT at the time L1A has been received. This is a copy of signals the DDU_FPGA sends over to the VME_FPGA. The VME_FPGA collects same signals from all the FRONT_FPGAs and the SP_FPGA and finally generates the SP

FMM output. According to

http://cmsdoc.cern.ch/cms/TRIDAS/horizontal/RUWG/DAQ_IF_guide/DAQ_IF_guide.html the L1A FSM may be in one of the following states:



- 1000 = RDY Ready => L1A rate is fine.
 The Event Record Structure is per DD/CSR_DFC.
- 0001 = WOF Warning OverFlow => L1A rate is too high.

Event queue in the LF has reached the LF_WOF_HI level.

If, despite the WOF condition reported, the event queue keeps growing and reaches the LF_BSY_LO level, then for every event above the LF_BSY_LO level the SKIP bit will be set. The SKIP bit acts as a local backup for the global trigger throttling system. It can not actually throttle down the L1A rate; instead it shortens the readout time in order to prevent the FSM from getting into the BSY state.

o 0100 = BSY – Busy => L1A rate is still very high.

Event queue in the LF has reached the LF_BSY_HI
level. To prevent the LF from overflow, some of
the following events will be flushed, until the event

LF Le	evels
UP	DOWN
LF_FULL	LF_FULL
LF_OSY_HI	
LF_BSY_HI	
	LF_BSY_LO
LF_WOF_HI	
	LF_WOF_LO
LF_EMPTY	LF_EMPTY

- queue drops to the LF_BSY_LO level and the FSM switches back to WOF state.
- o 0010 = OSY Out-of-Synch. May be caused by:
 - L1A very high rate persists and LF overflow is imminent, despite all efforts to throttle it down via FMM and locally. Given the above measures for preventing the LF overflow this should never happen.
 - FA_OSY and SP_OSY bits are set for a number of consecutive Event Records. Apparently, something goes wrong and a RSYNC is required.

2 **Block of Counters**

The Block of Counters consists of 2 30-bit counters:

- Track Counter;
- Orbit Counter.

Table 3: Block of Counters

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word
0	TC [14:0]												BCa			
0	TC [29:15]													BCb		
0							OC	[14:	0]							BCc
0							OC	[29:	15]							BCd

The Track Counter (TC) counts tracks found by the SP core logic and sent to the Muon Sorter (MS). It increments by 1, if only one track found; by 2, if 2 tracks found and by 3, if 3 tracks found in the current Bunch Crossing. The Orbit Counter counts LHC orbits to give time reference to the TC counter. Both counters are reset on an Orbit Counter Reset (OC0) TTC command. The counters are read out on L1A signal prior to be incremented by number of Tracks found or BC0 TTC command, either or both of which may happen to be in the same Bunch Crossing.

3 **Event Data**

The Event Data consists of TBIN Data Blocks, if non-Zero Suppression mode is selected (SZ = 0):

The Event Data consists of 0 to TBIN Data Blocks with valid data, if Zero Suppression mode is selected (SZ = 1):

3.1 Data Block

The Data Block content is determined by the Event Configuration Word (DD/CSR DFC) and the proper data and consists of 12 to 92 16-bit words, going in the following order:

- 8 16-bit words for a Data Block Header;
- 4 16-bit ME Data words per each CSC EMU MEx LCT;
- 4 16-bit MB Data words per each DT Barrel MBy Stub;
- 4 16-bit SP Data words per SPz Track;

Here:

MEx is one of the following muon LCTs:

ME1a | ME1b | ME1c \Rightarrow set (F1A = 1) to make Active for readout; ME1d | ME1e | ME1f => set (F2A = 1) to make Active for readout; $ME2a \mid ME2b \mid ME2c => set (F3A = 1)$ to make Active for readout; ME3a | ME3b | ME3c \Rightarrow set (F4A = 1) to make Active for readout; ME4a | ME4b | ME4c \Rightarrow set (F5A = 1) to make Active for readout. Muon order always goes from ME1a to ME4c.

MBy is one of the following muon Stubs: $MB1a \mid MB1d \Rightarrow set (DTA = 1)$ to make Active for readout. Muon order always goes from MB1a to MB1d.

SPz is one of the 3 output Tracks:
 SP1, SP2, SP3 => set (SPA = 1) to make Active for readout.
 Track order always goes from SP1 to SP3.

3.1.1 Data Block Header

The Data Block Header consists of 8 16-bit words BH1a thru BH1d and BH2a thru BH2d and is present for every time bin.

Words BH1a and BH1b provide the contents of a Data Block followed:

MEx Data is present, if:

- 1. The corresponding FnA bit is set to 1 (ACTIVE) AND
- 2. Either (ZS = 0) OR (ZS = 1) AND VPx = 1.

MBy Data is present, if:

- 1. The DTA bit is set to 1 (ACTIVE) AND
- 2. Either (ZS = 0) OR (ZS = 1) AND (ZS = 1).

SPz Data is present if:

- 1. The SPA bit is set to 1 (ACTIVE) AND
- 2. Either (ZS = 0) OR (ZS = 1) AND MODEz > 0).

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word
		F5			F4			F3			F2	F1				
0	VP4c	VP4b	VP4a	VP3c	VP3b	VP3a	VP2c	VP2b	VP2a	VP1f	VP1e	VP1d	VP1c	VP1b	VP1a	BH1a
0	0	VQd	VQa		MOI	DE3			MOI	DE2			MOI	DE1		BH1b
0	SE4c	SE4b	SE4a	SE3c	SE3b	SE3a	SE2c	SE2b	SE2a	SE1f	SE1e	SE1d	SE1c	SE1b	SE1a	BH1c
0	SM4c	SM4b	SM4a	SM3c	SM3b	SM3a	SM2c	SM2b	SM2a	SM1f	SM1e	SM1d	SM1c	SM1b	SM1a	BH1d
0	AF4c	AF4b	AF4a	AF3c	AF3b	AF3a	AF2c	AF2b	AF2a	AF1f	AF1e	AF1d	AF1c	AF1b	AF1a	вн2а
0	BX4c	BX4b	BX4a	BX3c	BX3b	BX3a	BX2c	BX2b	BX2a	BX1f	BX1e	BX1d	BX1c	BX1b	BX1a	BH2b
0	0	AFBd	AFBa	0	0	_	LUT :0]	SP/M[PT_LUT]/DAT_PT [7:0]							вн2с	
0	0	BXBd	BXBa	0	0 TBIN#[2:0]			SP/M[PT_LUT]/DAT_PT [15:8]								BH2d

Table 4: Data Block Header

- Spare cells are shown in vellow;
- VPx Valid Pattern bits for 15 MEx LCTs, as they have been received;
- VQy Valid Quality (Q > 0) bits for 2 MBy Stubs;
- MODEz Mode values for 3 SP output Tracks;
- SEx Synch Error bits for 15 MEx LCTs, as they have been received;
- SMx Modified Synch Error bits for 15 MEx LCTs; modification performed into the FRONT_FPGA and based on the Optical Link status, Alignment FIFO status and Bunch Crossing Counter status;
- AFx Alignment FIFO status bits for 15 MEx Links. AFx bit is reset to 0 on RSYNC or Soft Reset and is set to 1 if the Alignment FIFO fails to deliver a data frame on read request any time after that. This is a fatal persistent link error, since the link becomes no longer locked to the received data stream => the link goes "out of synch";

BXx – LCT timing mismatch bits for 15 MEx links. It is set to 1 if LCT BXN0 (least significant bit of received LCT Bunch Crossing Number) does not match ME_BXN0 (least significant bit of the local Bunch Crossing Counter running at link timing and controlled by link BC0 timing mark) and is 0 otherwise. Note, the test is done for bunch crossings with valid LCTs only (VP is set to 1);

- AFBy Alignment FIFO status bits for 2 MBy data streams; AFBy bit is reset to 0 on RSYNC or Soft Reset and is set to 1 if the Alignment FIFO fails to deliver data on read request any time after that. This is a fatal persistent data stream error, since the data stream becomes no longer in synch with other data streams => the data stream goes "out of synch".
- BXBy barrel track stub timing mismatch bits for 2 MBy data streams; It is set to 1 if BXN1 and BXN0 (2 least significant bits of received track stub Bunch Crossing Number) do not match MB_BXN [1:0] (2 least significant bits of the local Bunch Crossing Counter running at data stream timing and controlled by data stream BC0 timing mark) and is 0 otherwise.
- TBIN# [2:0] data block Time Bin Number.
- PT_LUT[1:0] PT LUT number is a copy of the SP/CSR_SFC[13:12], and is used to monitor the PT LUT outputs:
 - PT_LUT = 0 => no PT_LUT is monitored;
 - PT LUT = 1 => PT LUT1 is monitored;
 - PT_LUT = 2 => PT_LUT2 is monitored;
 - PT_LUT = 3 => PT_LUT3 is monitored.
- SP/M[PT_LUT]/DAT_PT[15:0] PT LUT data, if PT_LUT > 0.

3.1.2 ME Data Record

The Data Record for each MEx consists of 4 16-bit words: MEa, MEb, MEc, MEd.

The MEa word carries Frame1 of LCT data, as it has been received from MPC with rearranged frame fields for better readability in hex and VPx bit omitted, since it has already been extracted to the Data Block Header BH1a.

The MEb word carries Frame2 of LCT data, as it has been received from MPC with rearranged frame fields for better readability in hex and SEx bit omitted, since it has already been extracted to the Data Block Header BH1c.

Table 5: MEx Data Record

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word	
0		Wi	re Gr	oup I	D [6:	0]		Qu	ality	7 [3:	0]	CL	CT Pa [3:	ttern	#	MEa	
0	BC0	BXN0	L/R	С	SC ID	[3:0]		С	LCT F	atte	rn ID	[7:0]		MEb	
0	AFFF	RDV1	RER1					ME_BXN [11:0]									
										MPC_	7:0]						
0	AFEF	RDV2	RER2		EPC [3:0]			M	IPC #	[5:0]		LIN [1:		MEd	

Here:

 CLCT Pattern # [3:0] – 4-bit pattern number encodes the number of layers and whether the pattern consists of half-strips or di-strips. Higher pattern numbers are assigned to straighter high-momentum tracks with more layers hit;

- Quality [3:0] the more hits the higher LCT Quality;
- Wire Group ID [6:0] 7-bit Wire Group ID indicates the position of the pattern within the chamber and runs from 0 to 111;
- CLCT Pattern ID [7:0] For high pT patterns, the 8-bit half-strip ID is between 0 and 159. For low pT patterns, the 8-bit di-strip ID is between 0 and 39. This number corresponds to the position of the pattern selected at the third or "key" layer of the chamber;
- CSC ID [3:0] 4-bit CSC ID indicates the chamber # and runs from 1 to 9;
- L/R Left/Right bend bit indicates whether the track is heading towards lower or higher strip number;
- BXN0 Bunch Crossing Number least significant bit;
- BC0 Bunch Crossing Zero flag marks that next BXN = 0;
- ME_BXN [11:0] LCT Bunch Crossing Number (LCT arrival time) picked from a local 12-bit Bunch Counter and running at link timing;
- MPC_LINK_ID [7:0] MPC Link Identifier consists of:
 - o LINK # [1:0] = 0 (default), 1, 2, 3 MPC Link number;
 - o MPC # [5:0] = 0 (default)...63 MPC Crate number.

The MPC_LINK_ID is reported by MPC on every RSYNC.

- {RDV, RER} [1:2] = {Receive Data Valid, Receive Error} Receive Status Signals; Receive Normal Data Character combination validates frame1 and frame2 of the LCT data:
 - o $\{RDV, RER\} = \{0,0\}$ Receive Idle Character;
 - o $\{RDV, RER\} = \{0,1\}$ Receive Carrier Extend;
 - o $\{RDV, RER\} = \{1,0\}$ Receive Normal Data Character;
 - o $\{RDV, RER\} = \{1,1\}$ Receive Error Propagation;
- AFFF Alignment FIFO Full Flag, should be 0, if AF has been initialized successfully by RSYNC;
- AFEF Alignment FIFO Empty Flag, should be 0, if AF has been initialized successfully by RSYNC;
- EPC [3:0] the Error Propagation counter at the Alignment FIFO output accumulates the "Receive Error Propagation" occurrences since last RSYNC.

3.1.3 MB Data Record

The Data Record for each MBy consists of 4 16-bit words: MBa, MBb, MBc, MBd.

The MBa and MBb words carry MBy Stub data, as it has been received from the DT Track Finder. The MBa / MBb data format matches the 2-frame SP/DAT_TFB and SP/DAT SFB formats with the exception of VQ bit for the latter.

Table 6: MBy Data Record

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word
0	0	CAL	FLAG	0	0	0	PHI BEND [4:0] 0 Q [2:0]							МВа		
0	BC0	BXN0	BXN1		PHI [11:0]										MBb	
0		0						ME	B_BXN	[11:	0]					MBc
0		0			()	0 0								MBd	

Here:

Spare cells are shown in yellow;

- Q[2:0] = 0...7 Muon Quality; For valid data Quality is always > 0;
- PHI BEND {4:0] Phi Bend angle;
- PHI [11:0] Azimuth Coordinate;
- FLAG, if 1 then it is a second muon from previous bunch crossing;
- CAL a MBy special mode flag;
- BXN0, BXN1 two LSBs of the MBy Bunch Crossing Number;
- BC0 Bunch crossing zero timing mark.
- MB_BXN [11:0] MBy Stub Bunch Crossing Number (Stub arrival time)
 picked from a local 12-bit Bunch Counter and running at data stream timing;

3.1.4 SP Data Record

The Data Record for each SPz consists of 4 16-bit words: SPa, SPb, SPc, SPd.

The SPa and SPb words carry the output track data. The data format matches the SP/DAT TF and SP/DAT SF formats with the following exceptions:

- The RSV bit omitted;
- The MODE bits omitted, since they have been extracted to the block header earlier;
- The BC0 and BXN0 timing bits added.

Table 7: SPz Data Record

D15	D14	D13	D12	D11				D7	D6	D5	D4	D3	D2	D1	D0	Word
0	SE	HL		ET	ETA [4:0]				FR	SIGN		PH	[4:	0]		SPa
0	BC0	BXN0	0	D	D23_PHI [3:0]				D12_PHI [7:0]							
0	MS_	_ID [2	:0]	MB_			ME4 [1	_ID :0]						_ID [2	2:0]	SPc
0	MB_T	BIN [2:0]	ME4_TBIN [2:0] ME3		ME3_	TBIN [2:0]	0] ME2_TBIN [2:0]		2:0])] ME1_TBIN [2:0]		2:0]	SPd	

- PHI [4:0] is the Azimuth Coordinate;
- ETA [4:0] is the Pseudo rapidity, the Eta [4:1] is a part of the PT LUT address;
- SIGN Delta Phi Sign bit is a part of the PT LUT address;
- FR Front/Rear bit;
- CHRG Muon Charge or Sign bit;
- HL Halo bit;
- SE Synchronization Error bit is an OR (or some other Boolean function => to be determined) of Modified Synch Error bits for 15 MEx LCTs and similar bits for 2 MBy Stubs;
- BXN0 an OR (or some other Boolean function => to be determined) of same signals received with ME LCTs and MB stubs, and passed to the MS;
- BC0 an OR (or some other Boolean function => to be determined) of same signals received with ME LCTs and MB stubs and passed to the MS;
- D12_PHI [7:0] is part of the PT LUT address;
- D23_PHI [3:0] is part of the PT LUT address;
- MS_ID [3:1] = Muon Sorter Winner bit positional code;
- ME1_ID [2:0], ME2_ID [1:0], ME3_ID [1:0], ME4_ID [1:0], MB_ID [2:0] track stubs used to build up the track => see Table 8 for the ID interpretation.

ME1_TBIN [2:0], ME2_TBIN [2:0], ME3_TBIN [2:0], ME4_TBIN [2:0],
 MB_TBIN [2:0] - Time Bins of the above track stubs used to build up a track.

Muon ID	Muon #	Look for track stub into the Spy FIFO:
ME1_ID = 1	ME1a	SP/DAT_SF1/M1
$ME1_ID = 2$	ME1b	SP/DAT_SF1/M2
$ME1_ID = 3$	ME1c	SP/DAT_SF1/M3
$ME1_ID = 4$	ME1d	SP/DAT_SF2/M1
ME1_ID = 5	ME1e	SP/DAT_SF2/M2
$ME1_ID = 6$	ME1f	SP/DAT_SF2/M3
$ME2_ID = 1$	ME2a	SP/DAT_SF3/M1
$ME2_ID = 2$	ME2b	SP/DAT_SF3/M2
$ME2_ID = 3$	ME2c	SP/DAT_SF3/M3
$ME3_ID = 1$	ME3a	SP/DAT_SF4/M1
$ME3_ID = 2$	ME3b	SP/DAT_SF4/M2
$ME3_ID = 3$	ME3c	SP/DAT_SF4/M3
$ME4_ID = 1$	ME4a	SP/DAT_SF5/M1
$ME4_ID = 2$	ME4b	SP/DAT_SF5/M2
$ME4_ID = 3$	ME4c	SP/DAT_SF5/M3
$MB_ID = 1$	MB1a	SP/DAT_SFB/M1
$MB_ID = 2$	MB1a	SP/DAT_SFB/M1 - next bx
$MB_ID = 3$	MB1d	SP/DAT_SFB/M2
$MB_ID = 4$	MB1d	SP/DAT_SFB/M2 - next bx

Table 8: Spy FIFO to Muon ID Correspondence

4 Event Record Trailer

The Event Record Trailer consists of 8 16-bit words, where the most significant hex digit is the DDU Code word 0xF and 0xE. Green cells in Table 9 show SP-specific configuration settings, tan cells carry the SP-specific status, yellow cells are spare, and the content of all other cells is per DDU requirements.

Table 9: Event Record Trailer

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Word	
	02	кF		DD/	CSR_I	F [3	:0]		L1A [7:0]								
	02	кF		DD/	CSR_I	F [7	:4]	LFFF		0x7			02	ζF		TR1b	
	0-	κF		0 0 DD/CSR_BID [7,15:8]											TR1c		
	02	ZI.		Ü	U	0	BB		YY [3:0]			MM [3:0]		INIC	
	02	κF		SP/CSR_SCC [11:0]											TR1d		
	0-	κE					0				Ι	D/CSF	R_BID	[4:0]	TR2a	
	02	711					U					DI	[4:0	0]		INZa	
	02	κE		SE	_LADI	ર [3:	0]	SP_E	RSV [2:0]		SP_P	ADR [4:0]		TR2b	
	02	κE		LP CRC-22 [10:0]										TR2c			
	02	κE		HP			•	•	CRC-2	22 [2	1:11]	•	•	•		TR2d	

- L1A [7:0] Event Number, lower byte, same as HD1a [7:0];
- DD/CSR_LF [7:0] = 0...255 DDU_FPGA L1A FIFO word count. Shows the L1A queue size at the moment of transmitting TR1a;
- LFFF = DD/CSR_LF[15] L1A FIFO Full Flag (LF word count = 256) at the moment of transmitting TR1a;
- DD/CSR_BID [7] = {BB} SP readout configuration year base (0 / 16);

- DD/CSR_BID [15:8] = {YY [3:0], MM [3:0]} SP readout configuration year (2000 + 16*BB + YY) and month (MM);
- DD/CSR_BID [4:0] = DD [4:0] SP readout configuration day;
- SP/CSR_SCC [11:0] SP Core Configuration Register;
- TR2b == HD2b;
- LP Low Parity => Even Parity bit for CRC-22 [10:0]
- HP High Parity => Even Parity bit for CRC-22 [21:11]
- CRC-22 [21:0] the last 4 Event Record Trailer words are not included in the CRC

History

1. Version DRAFT - March 20, 2006 - initial release

2. Version DRAFT 2.0 – April 05, 2006

- a. In Table 2 references to configuration registers added
- b. HD2b fields notation changed
- c. HD2c changed completely, explanation of FMM state per Atilla's document added
- d. AFFF and AFEF added to Table 5
- e. DD/CSR_LF added to TR1a, TR1b and TR1c in Table 9

3. Version DRAFT 2.1 – April 10, 2006

a. TR2c and TR2d words in Table 9 shared by Parity bits and CRC-22.

4. Version DRAFT 2.2 – April 10, 2006

- a. Swapped Quality bits and CLCT Pattern # bits in Table 5
- b. Shuffled bits in Table 7 to match layout with SP/DAT_TF and SP/DAT_SF

5. Version DRAFT 2.3 – April 13, 2006

- a. Bits BC0, BX0 in Table 7 moved bit left to match same bit positions in Table 5 and Table 6
- b. Bits BX0, BX1 swapped in Table 6 to match same bit positions in Table 5 and Table 7

6. Version DRAFT 3.0 – April 19, 2006

- a. Consolidated ME and MB/TF Data Blocks into a single Data Block.
- b. Changed all tables.

7. Version 4.0 – April 25, 2006

- a. First non-draft version
- 8. Version 4.1 May 10, 2006

a. Style edits

9. Version 4.2 – June 14, 2006

- a. TR1c, TR2a: SP/CSR_SID replaced with SP/CSR_CID
- b. HD2c: Added DDM = DD/CSR DFC[15]

10. Version 5.0 – June 28, 2007

- a. HD2b: added SP_ERSV hard coded field in DD/CSR_BID register to distinguish between different Event Record Structure formats.
 Version 5.0 is identified with SP ERSV = 1.
- b. Added Block of Counters just after Event Record Header

11. Version 5.1 – July 06, 2007

a. 24-bit Track and Orbit counters expanded to 30-bit counters

12. Version 5.2 – September 11, 2007

- a. Reassigned HD2b / TR2b from SP configuration settings to SP status
- b. TR1c and TR2a carries the DD/CSR_BID register value with SP configuration date

13. Version 5.2A – December 06, 2007

a. Updated SP_ERSV = 2 on KK request.
Update valid for DD/CSR_CID date equal to or later Dec 06, 2007.

14. Version 5.2B – May 14, 2008

- a. TTC L1RES command renamed to TTC RSYNC (re-synch) command
- b. Redefined AFx and AFBy error bits in the Data Block Header: both now are persistent error flags.
 - Update valid for FA/CSR_CID date equal to or later May 14, 2008.
- c. Redefined BXx and BXBy error bits in the Data Block Header: both now are local non-persistent errors.
 - Update valid for FA/CSR_CID date equal to or later May 14, 2008.
- d. Mode=11=0xB in **Table 4** stands now for triggers on single muons; correct MEn_ID and MB_ID assigned, track's ETA and PHI are most significant bits of stub's ETA and PHI.

15. Version 5.3 – October 26, 2009

- a. Updated $SP_ERSV = 3$.
- b. SZ = 1 option besides suppressing empty ME, MB and SP data records, also suppresses data block headers for empty blocks.
- c. TBIN# field added into BH2d word.